

# Improving Physical Verification Performance and Productivity for Latest GPU Designs

Synopsys / NVIDIA



**TSMC 2017**  
**Open Innovation Platform<sup>®</sup>**  
**Ecosystem Forum**




# ABSTRACT

---

Nvidia designs some of the largest and most complex chips in the world. With increasing DRC complexity at advanced technology nodes and large design sizes, physical verification turnaround time is a key challenge to deliver tape-outs on schedule.


This paper discusses Nvidia's physical verification methodology with IC Validator and how this methodology was successfully deployed on latest designs to achieve fast performance and improved productivity.



## Improving Physical Verification Performance and Productivity for Latest GPU Designs

NVIDIA Experience

Ramulu Undevalli, Sr. Physical Design Engineer, NVIDIA  
Manoz Palaparthi, Technical Marketing Manager, Synopsys  
September 13, 2017



## Today's Presentation


**IC Validator Technology Overview**

Manoz Palaparthi  
Synopsys

**NVIDIA Experience with IC Validator for Latest GPU Designs**


Ramulu Undevalli  
NVIDIA

© 2017 Synopsys, Inc. 2




## Strong Collaboration with TSMC and Leading Customers


### Advanced Node Design Challenges



### Ecosystem Collaboration to Drive Success




© 2017 Synopsys, Inc. 3



## IC Validator Comprehensive Physical Verification Solution


DRC	<ul style="list-style-type: none"><li>• Polygon spacing and width rules</li><li>• Complex rules (&gt;5,000) for advanced processes</li></ul>
Pattern Matching	<ul style="list-style-type: none"><li>• Auto-fixing with in-design</li><li>• Mixed DRC rules that include patterns</li></ul>
Multi-Patterning	<ul style="list-style-type: none"><li>• Double patterning</li><li>• Triple patterning</li><li>• Verification, decomposition, coloring, and fixing</li></ul>
LVS	<ul style="list-style-type: none"><li>• Device extraction</li><li>• Compare reference to extracted netlists</li><li>• Device parameter extraction</li><li>• Integration with StarRC</li></ul>
Electrical Rule Checking	<ul style="list-style-type: none"><li>• Basic checks</li><li>• Shorts/opens</li></ul>
Extended ERC	<ul style="list-style-type: none"><li>• Multi-voltage region rules</li><li>• Electrostatic discharge checks</li><li>• Current-density checks</li><li>• Point-to-point resistance checks</li></ul>

© 2017 Synopsys, Inc. 4



## IC Validator Performance and Scalability

Massively parallel distributed processing technology



© 2017 Synopsys, Inc. 5

synopsys

## Foundry Certified for Advanced Processes

IC Validator

Node	TSMC 7nm		
	DRC	LVS	FILL
65	✓	✓	✓
40	✓	✓	✓
28	✓	✓	✓
20	✓	✓	✓
16	✓	✓	✓
10	✓	✓	✓
12	✓	✓	✓
7	✓	✓	✓

© 2017 Synopsys, Inc. 6

synopsys

**News Release**

**TSMC certifies 7-nm Synopsys Galaxy Design Platform suite of digital, Signoff, Custom, and AMS Tools**

MOUNTAIN VIEW, Calif., March 13, 2015

**Key Galaxy tools certified by TSMC for their 7-nm process include:**

- IC Compiler II place and route, full-color routing and extraction, advanced cut-metal modeling for reducing end-of-line spacing, and a full flow deployment of Via Pillar technology.
- PrimeTime signoff timing. Signoff accurate timing analysis with enhanced variation modeling, low voltage support and Via Pillar ECO technology for IPC designs.
- IC Validator physical signoff. Certified runsets for signoff DRC and LVS, cut-metal and complex fill-to-signal space support.


## NVIDIA - THE AI COMPUTING COMPANY



World Leader in AI Computing

8

nvidia




## SCHEDULE CHALLENGES AT NEW NODES

- Technology nodes progressing much faster, increasing time pressure to production flows
- Close collaboration with TSMC and Synopsys
  - Engage with TSMC on runset enablement early in the process development cycle
  - Engage with Synopsys on early runset validation for new silicon technology nodes

9



## PHYSICAL VERIFICATION CHALLENGES AT ADVANCED NODES



10



## THE LARGEST GPUS WITH THE HIGHEST PERFORMANCE

- NVIDIA's largest production GPU
  - 815 mm<sup>2</sup>
  - 21 Billion transistors
  - 148 unique partitions (tiles/blocks)
- TSMC 12 nm with 14 metal layers

11



## NVIDIA'S PHYSICAL VERIFICATION REQUIREMENTS

### Performance & Productivity

- Overall Turn-around Time
  - Block level as well as Full chip
  - DRC, LVS, Antenna Runtime Performance
  - Debugging errors

Design	Target Runtime
Small P&R block	2 to 3 hrs
Large P&R block	10 hrs
Full chip	1 to 1.5 days


12

### Advanced Technology

- Runsets for new technology
  - Early access to runsets
  - Customized rules




## NVIDIA'S FULL CHIP DESIGN FLOW WITH IC VALIDATOR




## BLOCK VERIFICATION: IN-DESIGN IN IC COMPILER II

### Block Verification Flow



### In-Design IC Validator

- GDS merge flow for signoff accurate verification and debugging
- Verify full design including internal cell layout



14

NVIDIA

## FULL CHIP SIGNOFF DRC RESULTS


### Run Configuration

- IC Validator 2016.12 version
- Distributed processing
  - 8x 1TB machines
  - 8 cores per machine



### Performance Results

- Runtime: 1 day, 13 hrs
- Peak memory: 436 GB
- IC Validator
  - Over 40% lower memory
  - Command specific speed up
  - Improved CPU scalability




15

NVIDIA

## DISTRIBUTING DRC JOB ACROSS MACHINES

### Analysis of the physical verification job efficiency

- IC Validator deploys both distributed processing and multi-threading based on available cores
- Close to 100% CPU utilization across cores
- Scheduler efficiently scheduled jobs to stay within available resources



16

NVIDIA

## NEXT STEPS

- Collaborate with Synopsys to meet targets for next generation GPU projects
  - Identify performance critical areas (e.g. chip assembly) in NVIDIA verification flow
  - Enhance full chip signoff runtime performance

17



## SUMMARY

- NVIDIA is tackling the largest and most challenging designs in the industry today
- IC Validator is our primary physical verification tool for DRC and LVS
- IC Validator's multi-CPU scalability has enabled NVIDIA to verify some of the largest and most complex designs in the industry

18



THANK YOU